learning plus

ESL && SOC && Embedded World

首頁

▼

2011年1月20日 星期四

floorplanning && partition case study

Transitive Closure http://www.csie.ntnu.edu.tw/~u91029/TransitiveClosure.html Unit 4: Floorplanning Floorplanning/Placement Placement and routing in 3D integrated circuits Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology 3D-Via Driven Partitioning for 3D VLSI Integrated Circuits Assembling 2D Blocks into 3D Chips Multilevel hypergraph partitioning: Applications in VLSI domain hMETIS - Hypergraph & Circuit Partitioning
margin buy 於 上午10:57
分享

沒有留言:

張貼留言

‹
›
首頁
查看網路版

關於我自己

margin buy
檢視我的完整簡介
技術提供:Blogger.