gate level Verilog 2 iDFG Graph @ perl

做這個其實是要接續 multi-core STA 的 project,想說先把前端的 graph 建出來.後面就比較簡單摟... ref: Multi-Core STA sample case result project https://github.com/funningboy/veri_2_graph